

- A. In which way does the following assumption impact the PRAM analysis: "Each memory cell can hold an integer of unbounded size"? (1)

- B. Could you please classify the READ/WRITE abilities of a PRAM system and how realistic and useful they are? (1)

- C. Assuming $T^*(n) = T_1(n)$, what kind of relation do you have between the efficiency and the speedup of a PRAM-based application (direct, inverse,...)? (1)

- D. Could you please define the speedup in a fixed-time model? (1)

- A. Show an example with a few lines of code where a data-parallel program allows SIMD/vectorize instructions extraction. (1)

- B. Please describe what stream coherence means and why it is related to SIMD processing resources. (2)

- C. Write a short description of "Hardware-supported interleaved multi-threading." (1)


- A. Please describe the thread hierarchy in the CUDA abstraction. Is a “warp” part of the CUDA language? (1)

- B. Please describe the main characteristics of a message-passing programming model. (1)

- C. Multi-threading is mainly meant for **throughput-oriented systems**. True/False. Why? (2)

A. Which methods are available in OpenMP to protect access to a shared variable? (1)

Consider the following task graph:



$W(\text{Task } 0) = 1$
 $W(\text{Task } 1) = 100$
 $W(\text{Task } 2) = 100$
 $W(\text{Task } 3) = 100$
 $W(\text{Task } 4) = 100$
 $W(\text{Task } 5) = 100$
 $W(\text{Task } 6) = 100$
 $W(\text{Task } 7) = 100$
 $W(\text{Task } 8) = 100$
 $W(\text{Task } 9) = 100$
 $W(\text{Task } 10) = 1$

B. Is it a good idea to implement the program with 4 threads? What is the theoretical improvement in execution time with respect to a sequential version? (1) **This question can be skipped if you got 1 or 3 points in the first challenge**

C. Write a corresponding OpenMP implementation. (2) **This question can be skipped if you got 2 or 3 points in the first challenge.**
